

## Các bóng bán dẫn GAAFET và vật liệu 2D cho công nghệ dưới 3 nm: hiệu năng, thách thức chế tạo và chiến lược tích hợp

Huỳnh Công Tú<sup>1,\*</sup>, Hoàng Anh Phương<sup>2</sup>

<sup>1</sup>Phòng Đào tạo, Trường Đại học Quy Nhơn, Việt Nam

<sup>2</sup>Khoa Kỹ thuật cơ sở, Trường Sĩ quan Không quân, Việt Nam

Ngày nhận bài: 10/04/2025; Ngày sửa bài: 07/06/2025;

Ngày nhận đăng: 11/07/2025; Ngày xuất bản: 28/10/2025

### TÓM TẮT

Bài báo này nghiên cứu quá trình chuyển đổi từ FinFETs sang Transistor Bao Quanh Cổng (Gate-All-Around Field-Effect Transistors - GAAFETs) như một bước tiến chiến lược cho các nút công nghệ CMOS vượt ngưỡng 3 nm, với trọng tâm là các cải tiến hiệu suất, thách thức chế tạo và chiến lược tích hợp. Chúng tôi thực hiện phân tích so sánh các kiến trúc transistor tiên tiến – bao gồm FinFET 3 nm của TSMC, GAAFET dạng tẩm nano 3 nm của Samsung (MBCFET<sup>TM</sup>), và RibbonFET 20A sắp ra mắt của Intel – nhằm làm nổi bật khả năng điều khiển điện trường và dòng dẫn vượt trội của GAAFETs. Vai trò của các vật liệu tiên tiến như SiGe, các hợp chất III-V, và chất bán dẫn hai chiều (ví dụ: MoS<sub>2</sub>-đơn lớp và WSe<sub>2</sub>) được phân tích trong bối cảnh mở rộng khả năng thu nhỏ xuống dưới 1 nm, đặc biệt là với khả năng giảm thiểu hiệu ứng kênh ngắn. Chúng tôi cũng xem xét các thách thức chế tạo chính liên quan đến công nghệ dưới 3 nm, bao gồm giới hạn của quang khắc EUV, nhu cầu kiểm soát quy trình ở cấp nguyên tử và chi phí sản xuất leo thang. Bên cạnh đó, các kỹ thuật tích hợp dị thể như thiết kế chiplet và xếp chồng 3D được đề xuất như những cách tiếp cận bổ sung để duy trì xu hướng cải thiện hiệu suất. Cuối cùng, chúng tôi thảo luận về các kiến trúc thiết bị sau GAAFET đầy triển vọng – bao gồm CFETs (Transistor bổ sung) và VTFETs (Transistor truyền dọc) – nhằm mạnh nhu cầu đổi mới liên ngành để duy trì quỹ đạo của định luật Moore. Những kết quả thu được cung cấp một góc nhìn toàn diện về việc thu nhỏ thiết bị bán dẫn trong thời đại “<3 nm”, với sự cân bằng giữa hiệu suất, hiệu quả năng lượng và khả năng sản xuất.

**Từ khóa:** GAAFET, FinFET, vật liệu hai chiều, quang khắc EUV, định luật Moore.

\*Tác giả liên hệ chính.

Email: huynhcongtu@qnu.edu.vn

# GAAFETs and 2D materials for sub-3 nm nodes: performance, fabrication challenges, and integration strategies

Huynh Cong Tu<sup>1,\*</sup>, Hoang Anh Phuong<sup>2</sup>

<sup>1</sup>*Training office, Quy Nhon University, Vietnam*

<sup>2</sup>*Faculty of Basic Engineering, Air Force Officer Academy, Vietnam*

*Received: 10/04/2025; Revised: 07/06/2025;*

*Accepted: 11/07/2025; Published: 28/10/2025*

## ABSTRACT

This paper investigates the transition from FinFETs to Gate-All-Around Field-Effect Transistors (GAAFETs) as a strategic advancement for CMOS technology nodes beyond 3 nm, with a focus on performance enhancements, fabrication challenges, and integration strategies. We conduct a comparative analysis of state-of-the-art transistor architectures—namely TSMC's 3 nm FinFET, Samsung's 3 nm nanosheet GAAFET (MBCFET™), and Intel's upcoming 20A RibbonFET—to highlight the superior electrostatic control and drive current offered by GAAFETs. The role of emerging materials such as SiGe, III-V compounds, and two-dimensional (2D) semiconductors (e.g., monolayer MoS<sub>2</sub> and WSe<sub>2</sub>) is examined in the context of extending transistor scaling into the sub-1 nm regime, particularly with respect to their potential to mitigate short-channel effects. We further address key fabrication challenges associated with sub-3 nm technologies, including the limitations of extreme ultraviolet (EUV) lithography, the need for atomic-scale process control, and escalating production costs. In addition, we explore heterogeneous integration techniques, such as chiplet-based design and 3D stacking, as complementary approaches to sustain performance scaling. Finally, we discuss prospective post-GAAFET device architectures—including Complementary FETs (CFETs) and Vertical Transport FETs (VTFETs)—emphasizing the necessity of cross-disciplinary innovation to uphold the trajectory of Moore's Law. The findings present a comprehensive perspective on semiconductor scaling in the "<3 nm" era, balancing trade-offs between performance, energy efficiency, and manufacturability.

**Keywords:** GAAFET, FinFET, 2D materials, EUV lithography, Moore's law.

## 1. INTRODUCTION

For several decades, CMOS technology scaling followed a consistent trajectory of planar transistor miniaturization. However, by the 22–20 nm technology node around 2011, planar MOSFETs began to encounter severe short-channel effects and increasing leakage currents, which ultimately limited further downscaling.<sup>1,2</sup> The introduction of the tri-dimensional Fin

Field-Effect Transistor (FinFET) marked a pivotal transformation in transistor architecture, restoring electrostatic control and enabling continued scaling. Intel commercialized the first FinFET at the 22 nm node in 2012, followed by major foundries such as TSMC and Samsung at the 16/14 nm nodes.<sup>3,4</sup> In a FinFET, the channel adopts a vertical fin structure, and the gate wraps around three sides of the fin, unlike planar FETs

---

\*Corresponding author:


Email: [huynhcongtu@qnu.edu.vn](mailto:huynhcongtu@qnu.edu.vn)

where the gate contacts only one side. This geometry significantly enhances gate control over the channel, reducing off-state leakage and facilitating transistor scaling down to the 10 nm, 7 nm, and 5 nm nodes while maintaining sufficient drive current and energy efficiency.<sup>5</sup>

As FinFETs approach gate lengths of approximately 5 nm, their inherent physical limitations have become more pronounced. The requirement for a minimum fin width and spacing imposes a quantized and non-continuous channel width, thereby restricting fine-grained width control and drive-current tuning at ultra-scaled dimensions. Moreover, ultra-narrow fins are more susceptible to performance degradation due to increased series resistance and process variability. While multiple fins can be used in parallel to boost drive current, practical constraints on fin count and layout density limit the extent to which this can be scaled. These factors collectively lead to diminishing returns in performance and rising leakage as FinFETs are extended beyond the ~5 nm threshold.<sup>5,6</sup> Consequently, the FinFET architecture is approaching a fundamental scaling barrier, prompting the development of new transistor structures capable of sustaining Moore's Law into the sub-3 nm regime.<sup>7,8</sup>

Gate-All-Around Field-Effect Transistors (GAAFETs) – realized in practice through nanosheet or nanowire architectures – have emerged as the leading candidates for next-generation nodes at 3 nm, 2 nm, and beyond.<sup>6,9</sup> In a GAAFET, the gate completely surrounds the semiconductor channel on all four sides, offering superior electrostatic control compared to FinFETs, which only provide tri-gate coverage. This fully-surrounding gate configuration eliminates exposed channel regions that contribute to leakage in FinFETs. Figure 1 illustrates this structural progression: from planar FETs (gate on one side), to FinFETs (three-sided gate), to GAAFETs (fully wrapped gate). By eliminating the open top of the channel found in FinFETs, GAAFETs more effectively

suppress short-channel effects, resulting in sharper transistor switching and significantly reduced off-state leakage.



**Figure 1.** Schematic comparison of transistor architectures: (top-left) planar MOSFET with single-side gate control; (top-right) FinFET with tri-gate coverage; (bottom) gate-all-around (GAA) nanosheet FET in which the metal gate fully surrounds stacked Si/SiGe channels, enabling superior electrostatic control at sub-3 nm nodes. All renderings are to scale for a 16 nm gate length and ~45 nm fin/nanosheet height.

Another key advantage of nanosheet-based GAAFETs is their ability to continuously and independently adjust channel width. In FinFETs, the effective channel width is quantized, as it can only be increased in discrete steps by adding additional fins. In contrast, GAAFETs allow for the stacking of multiple horizontal nanosheet channels, each with customizable width. This architecture enables circuit designers to finely tune drive strength by selecting the number and dimensions of nanosheets.<sup>10,11</sup> Such flexibility allows for optimal balancing of performance and power consumption at the individual device level. Unlike FinFETs—where an intermediate configuration (e.g., 2.5 fins) is physically unattainable – GAAFETs eliminate this granularity constraint, simplifying standard cell library design and potentially improving circuit density and operating speed.

Initial findings from both academia and industry indicate that GAAFETs outperform FinFETs in advanced technology nodes. For

example, CEA-Leti demonstrated a seven-layer stacked nanosheet GAAFET with nearly 3× higher drive current compared to a conventional two-layer counterpart, emphasizing the benefits of wider effective channel widths through vertical stacking.<sup>12</sup> Likewise, Samsung Electronics reported that its first-generation 3 nm GAA process (MBCFET™) achieved up to 45% reduction in power consumption and a 23% increase in performance compared to its 5 nm FinFET process.<sup>13</sup> These substantial improvements, however, come at the cost of increased fabrication complexity. Stacking nanosheets requires extremely precise atomic-level process control, advanced etching techniques, and in some cases the integration of alternative channel materials such as SiGe to apply strain or engineer specific shapes. As a result, while GAAFETs offer clear scaling advantages, they also present initial challenges in terms of cost and manufacturability. Nevertheless, the transition to GAAFETs is widely regarded as essential for maintaining scaling momentum.

In parallel with structural innovations, researchers are exploring new channel materials to further extend transistor scaling. Silicon, long the cornerstone of the semiconductor industry, faces intrinsic physical limitations at atomic scales, including mobility degradation and quantum confinement effects. Two-dimensional (2D) semiconductors – such as monolayer transition metal dichalcogenides (TMDs) like MoS<sub>2</sub> and WSe<sub>2</sub> – have emerged as promising alternatives due to their atomically thin nature, excellent electrostatics, and favorable carrier mobilities. These materials lack dangling bonds on their surfaces, enabling near-ideal interfaces with gate dielectrics even at sub-nanometer thicknesses.<sup>14</sup> As a result, they offer a viable pathway for scaling gate lengths below 5 nm without incurring severe short-channel effects as observed in silicon-based transistors. Experimental 2D-FETs have demonstrated high on/off ratios and low leakage currents at

channel lengths as short as ~1 nm, indicating their potential to extend Moore's Law beyond the material limitations of silicon.<sup>14</sup> However, achieving large-scale, reliable integration of 2D materials into mainstream fabrication processes remains a significant challenge, as further discussed in Section 4.

In addition to device-level advancements, system-level innovations are being pursued to complement and extend the benefits of transistor scaling. As conventional scaling becomes increasingly difficult and cost-prohibitive, heterogeneous integration techniques – such as chiplet-based architectures and 3D stacking – are gaining traction.<sup>15</sup> These strategies aim to improve overall system performance through advanced packaging, for example by dividing a system-on-chip into multiple function-specific chiplets that can be fabricated at optimal nodes and then interconnected, or by vertically integrating logic and memory dies to minimize interconnect delay and energy loss. Even as transistor scaling slows, such integration techniques offer a viable path toward continued performance and efficiency gains.

This paper provides a comprehensive analysis of GAAFET technology and its role in sub-3 nm semiconductor scaling. The key contributions of this work include:

- Comparative evaluation of FinFETs and GAAFETs: We assess performance parameters (e.g., drive current, transconductance), leakage control (e.g., subthreshold swing, DIBL), and design flexibility to highlight the advantages of GAAFETs at advanced nodes.
- Industry case studies: We examine leading-edge 3 nm processes from TSMC (FinFET) and Samsung (GAAFET), and evaluate Intel's roadmap to 2 nm with RibbonFET, focusing on reported gains in power and performance.
- Exploration of 2D materials: We investigate the potential of 2D semiconductors to support scaling into the sub-1 nm regime,

discussing their benefits and the technical barriers to mass production.

- Fabrication and integration challenges: We analyze key manufacturing constraints at advanced nodes, including EUV lithography limitations, atomic-level variability, and rising wafer costs, and explore heterogeneous integration as a complementary strategy.

- Prospects for future architectures: We consider emerging options beyond GAAFETs—such as Complementary FETs (CFETs) and Vertical Transport FETs (VTFETs)—and emphasize the need for cross-disciplinary research spanning materials, processing, and circuit design to realize next-generation devices.

By addressing these dimensions, this study outlines a strategic roadmap for innovation in semiconductor technologies beyond the 3 nm node, emphasizing how performance, energy efficiency, and manufacturability trade-offs can be effectively navigated over the coming decade.

## 2. COMPARATIVE ANALYSIS OF FINFETS AND GAAFETS

The transition from FinFETs to GAAFETs is fundamentally motivated by the latter's superior electrostatic control and enhanced design flexibility. This section presents a detailed comparison between FinFET and GAAFET devices across key performance metrics to quantitatively assess these advancements.


### 2.1. Performance enhancements and electrostatic control

#### *Drive current (ion) and width scaling:*

FinFETs facilitated sub-10 nm technology scaling primarily due to their improved gate control compared to planar FETs. However, their drive current capability becomes limited near the 5 nm node due to the quantized nature of channel width imposed by fin geometry.<sup>5,6</sup> A FinFET's effective width is approximated as twice the fin height plus the top width, multiplied by the number of fins. This discrete quantization

restricts designers to increase drive current only in fixed increments by adding fins. Figure 2 provides a 3D depiction and cross-sectional comparison of the GAAFET structure.

In contrast, GAAFETs enable continuous width scaling. Through the stacking of multiple nanosheets, the effective channel width – and consequently  $I_{on}$  – can be finely tuned to meet performance demands.<sup>11</sup> Empirical studies have demonstrated that multi-stack GAAFETs can deliver up to a 3× increase in drive current compared to equivalent single- or dual-fin FinFETs, owing to their broader effective channels.<sup>12</sup> This directly translates to enhanced switching speeds and greater current-driving capability in logic cells.



**Figure 2.** GAAFET nanosheet FET schematics: (a) 3D perspective showing n-type source/channel/drain regions, Si<sub>fin</sub> width W<sub>n</sub> and height H<sub>n</sub>, HfO<sub>2</sub> gate-oxide of thickness t<sub>ox</sub> surrounding the Si<sub>fin</sub>, metal gate, and source/drain extensions L<sub>s/D</sub>. (b) Top-view cross-section illustrating concentric layers – Si<sub>fin</sub> (yellow), SiO<sub>2</sub> liner (green), HfO<sub>2</sub> gate-oxide (orange, t<sub>ox1</sub> + t<sub>ox2</sub> = t<sub>ox</sub>), and metal gate (blue). (c) Side cross-section perpendicular to the fin, showing channel region (L<sub>g</sub>), source/drain doping (N<sub>s/D</sub>), and gate stack. All dimensions (L<sub>g</sub>, L<sub>s/D</sub>, W<sub>n</sub>, H<sub>n</sub>, t<sub>ox</sub>) require atomic-scale (±0.2 nm) control at sub-3 nm nodes.

#### *Transconductance (g<sub>m</sub>) and Gate Control:*

Transconductance (g<sub>m</sub> =  $\partial I_D / \partial V_G$ ) quantifies the gate's ability to modulate channel charge. Thanks to their gate-all-around structure,

GAAFETs achieve stronger gate-channel coupling capacitance and reduced charge sharing, resulting in significantly higher  $g_m$  than FinFETs at equivalent dimensions.<sup>16</sup> With the gate enveloping the channel from all sides, even small variations in gate voltage induce greater charge modulation. Higher  $g_m$  not only improves digital switching speed but also benefits analog and RF applications by delivering higher gain and bandwidth. Specifically, recent 3 nm GAAFET simulations using the GT3 open-source PDK indicate marked improvements in drive current and subthreshold swing compared to junctionless transistor designs, further confirming GAAFET's advantages at extreme scaling.<sup>17,18</sup> Complementing these findings, TCAD work at the projected 2 nm node shows that both lateral- and vertical-nanosheet GAAFETs maintain superior  $I_{on}/I_{off}$  and short-channel control over equivalent nanowire and FinFET geometries, even when effective widths are swept from 18 nm to 54 nm.<sup>19</sup>

*Subthreshold Swing (SS) and Off-State Leakage ( $I_{off}$ ):*

Subthreshold swing (SS) reflects the steepness of the transition from off to on state and is defined as the gate voltage required to change the drain current by one order of magnitude. The ideal thermal limit is  $\sim 60$  mV/dec at room temperature. FinFETs at advanced nodes typically exhibit SS values in the 70–80 mV/dec range due to partial leakage from the fin top. In contrast, GAAFETs approach the theoretical limit more closely due to complete channel encapsulation.<sup>16</sup> Practically, GAAFETs can reduce  $I_{off}$  by 30–50% compared to FinFETs at similar gate lengths and voltages.<sup>20</sup> This significant leakage reduction supports operation at lower threshold and supply voltages, contributing to lower static power consumption and improved energy efficiency.<sup>21</sup>

In Table 1, we summarize the adoption timelines and reported performance/power improvements of FinFET and GAAFET

technologies across leading manufacturers, illustrating how GAAFETs deliver superior electrostatics and power scaling at the 5 nm, 3 nm, and upcoming 2 nm nodes.

**Table 1.** Comparison of FinFET and GAAFET adoption across leading semiconductor manufacturers.


| Company | Technology          | Transistor Architecture | Performance & Power Gains                          | Production Timeline                           |
|---------|---------------------|-------------------------|--|---|
| TSMC    | N3<br>(3 nm)        | FinFET                  | +10–15% performance, -25–30% power (vs. 5 nm)      | 2022 - 2023                                   |
| Samsung | 3 nm                | GAAFET (MBCFET™)        | -45% power, +23% performance, -16% area (vs. 5 nm) | Early production in 2022, high volume in 2024 |
| Intel   | 20A<br>(~2 nm)      | GAAFET (RibbonFET)      | Expected benefits of nanosheet stacking            | 2024 (production), 2025 (commercial launch)   |
| IBM     | 2 nm<br>(prototype) | GAAFET (Nanosheet FET)  | +45% performance, -75% power (vs. 7 nm)            | 2021 (research phase)                         |

*Drain-Induced Barrier Lowering (DIBL) and Short-Channel Effects:*

DIBL measures the reduction in threshold voltage as the drain voltage increases – a critical indicator of short-channel control. GAAFETs, with their fully surrounding gate, exhibit superior electrostatic confinement, thereby minimizing the influence of drain electric fields. Consequently, GAAFETs achieve substantially lower DIBL than FinFETs at the same channel length.<sup>16,22</sup> Lower DIBL ensures robust device operation at reduced supply voltages and mitigates premature conduction due to drain bias, which is crucial for ultra-low-power designs. In contrast, FinFETs exhibit worsening SS and DIBL performance as channel lengths shrink near 5 nm.<sup>6</sup>

Table 1 summarizes key performance

parameters, demonstrating that GAAFETs outperform FinFETs in terms of  $I_{on}$ ,  $g_m$ , SS, and DIBL at equivalent technology nodes. These improvements stem directly from the gate-all-around architecture, establishing GAAFETs as the preferred option for 5 nm, 3 nm, and beyond.



**Figure 3.** Radar chart comparing normalized performance metrics of FinFET and various GAAFET configurations at the 3 nm node: long nanosheet (LNS), long nanowire (LNW), vertical nanosheet (VNS), and vertical nanowire (VNW). Metrics include threshold voltage ( $V_t$ ), on-current ( $I_{on}$ ), off-current ( $I_{off}$ ), subthreshold swing (SS), and DIBL, each scaled between 0 (worst) and 1 (best) for fair comparison.<sup>19</sup>

## 2.2. Leakage reduction and power efficiency

As technology nodes scale down, leakage current becomes a dominant factor in overall power consumption. FinFETs reduced leakage relative to planar FETs by introducing tri-gate control, but the top of the fin remains partially exposed. At nanoscale dimensions, this exposes the channel to fringe fields that can induce parasitic conduction - even when the device is off.<sup>23</sup> Figure 3 highlights the comparative plot of  $I_{on}$ , SS, and DIBL for FinFET vs. GAAFET.

GAAFETs address this by fully enclosing

the channel. With gate coverage on all sides, electrostatic control becomes more uniform, eliminating weak leakage paths. Experimental results at 3-5 nm nodes show that GAAFETs can reduce subthreshold leakage ( $I_{off}$ ) by approximately 30-50% compared to FinFETs under equivalent bias and geometry conditions.<sup>16,20</sup> This translates to significantly lower standby power in digital systems and improved energy efficiency, especially in battery-powered and ultra-low-power applications.

Moreover, better subthreshold slope and reduced DIBL in GAAFETs enable lower threshold voltages and supply voltages without sacrificing switching behavior. Since dynamic power scales with  $CV^2f$ , the ability to lower  $V_{dd}$  while maintaining performance directly improves energy efficiency. For instance, Samsung's migration to GAAFETs at 3 nm allowed operation at reduced  $V_{dd}$ , yielding up to 45% total power reduction.<sup>13</sup>

In summary, GAAFETs offer substantial improvements in leakage control, enabling lower-voltage operation and reduced active and standby power. The ability to continuously scale nanosheet width further enhances efficiency and tuning capability compared to the quantized nature of FinFET fins. These attributes make GAAFETs especially well-suited for next-generation low-power and high-density logic circuits.<sup>21</sup>

## 2.3. Design flexibility and integration considerations

A frequently underappreciated advantage of GAAFETs lies in their design scalability. In FinFET-based standard cell libraries, drive strength is quantized by the number of fins per transistor. For example, scaling from a 2-fin to a 3-fin inverter results in a 50% width increase and a proportional jump in capacitance. This granularity can complicate timing and power

optimization,<sup>10</sup> and necessitates creating and validating multiple variants (so-called FinFET binning), increasing design and verification overhead.

In contrast, GAAFETs provide continuous sizing flexibility. Designers can adjust the width of each nanosheet or the number of sheets lithographically to achieve the desired drive strength.<sup>11</sup> This allows library cells to be defined in finer width increments, reducing the number of distinct cells and enabling more precise timing/power trade-offs. For example, a designer could target a transistor width equivalent to 2.4 fins rather than being constrained to discrete integers. This granularity supports improved power distribution and timing closure in VLSI implementation.

From an integration standpoint, however, GAAFETs introduce new challenges. Their 3D stacked architecture requires careful routing and contact placement. Design rules may impose constraints on device placement to maintain nanosheet alignment or gate pattern uniformity. Furthermore, process modifications such as the use of SiGe for nanosheet release, or novel spacer and dielectric materials, must be co-optimized with physical design rules to ensure manufacturability and yield.

GAAFETs deliver superior device performance, better power efficiency, and enhanced design scalability compared to FinFETs. While their fabrication demands more complex integration efforts, their benefits are substantial enough to justify the industry-wide shift to GAAFETs at the 3 nm node and beyond. Table 3 provides a qualitative overview of technology readiness: FinFETs remain viable at 7 nm and 5 nm, but beyond this, GAAFETs offer a clear advantage in sustaining Moore's Law through improved electrostatics, power scaling, and layout flexibility.

**Table 2.** Estimated cost and yield comparison between FinFET and GAAFET platforms at the 3 nm node.

| Metric                   | FinFET<br>(N3) | GAAFET<br>(SF3E/20A) |
|--------------------------|----------------|----------------------|
| Mask Count               | 78             | 88                   |
| High-NA EUV usage        | No             | Partial              |
| Yield (first year)       | 70%            | 55%                  |
| Cost per cm <sup>2</sup> | \$18.2         | \$23.7               |
| Cost per logic gate      | 0.85 p\$       | 1.12 p\$             |

#### 2.4. Cost-benefit analysis for commercial implementation

While GAAFETs promise better electrostatic control and scaling, their manufacturing complexity leads to trade-offs in cost and yield. Das et al.<sup>8</sup> report that MBCFET/GAAFET integration typically requires more photomasks than FinFET - roughly 88 vs. 78 masks at a given node - implying higher capital expenses. Scognamiglio et al<sup>18</sup> additionally confirm that process steps for advanced fin/stack alignment further increase fabrication time. Although detailed cost figures vary by foundry, the consensus is that initial GAAFET yield (~55 %) lags behind FinFET (~70 %) as reported by Ma et al.<sup>24</sup> Nevertheless, long-term gains in power efficiency and logic density - particularly when leveraging stress-engineered Si/SiGe channels<sup>24</sup> - may offset these upfront costs within one or two technology generations. Table 2 compares key metrics between FinFET and GAAFET technologies, including mask count, EUV exposure steps, and yield rates.

#### 3.3. NM AND 2 NM NODE DEPLOYMENTS BY INDUSTRY LEADERS

To contextualize the FinFET versus GAAFET transition, we examine the strategies adopted by leading foundries at the 3 nm and 2 nm technology nodes. Table 3 compares the architectural choices of TSMC, Samsung, Intel, and IBM, alongside reported improvements in performance, power, and area. Figure 4 illustrates scaling trends in technology nodes and device density. Figure 5


shows the claimed power reduction at the 3 nm and 2 nm nodes by major manufacturers.

**Table 3.** Comparison of 3 nm-class technology strategies by company.

| Company | Node / Year           | Transistor Architecture                   | Reported Gains (vs previous node)                      | Status (Year)                          |
|---------|-----------------------|---|--|--|
| TSMC    | N3 (~3 nm), 2022 - 23 | FinFET (optimized)                        | +10-15% perf or -25-30% power vs N5 <sup>16</sup>      | Mass production (2023)                 |
| Samsung | 3 nm (SF3), 2022 - 24 | GAAFET (Nanosheet, MBCFET <sup>TM</sup> ) | -45% power, +23% perf, -16% area vs 5 nm <sup>11</sup> | Initial prod. (2022), volume by 2024   |
| Intel   | 20A (~2 nm), 2024     | GAAFET (RibbonFET)                        | ~+15% energy efficiency vs Intel 4 <sup>19</sup>       | Risk production (2024), products ~2025 |
| IBM     | 2 nm (research), 2021 | GAAFET (Nanosheet)                        | +45% perf or -75% power vs 7 nm                        | Demo prototype (2021)                  |

*TSMC N3 (~3 nm, 2022-2023):*

TSMC chose to retain FinFETs for its first-generation 3 nm node, branded as N3. By extensively optimizing fin dimensions and fabrication processes, TSMC achieved a reported 10 - 15% improvement in performance at iso-power, or a 25 - 30% reduction in power at iso-performance, relative to its 5 nm (N5) process.<sup>21</sup> The decision to stay with FinFETs was driven by the ability to meet performance targets without altering the device architecture, thereby leveraging the existing FinFET manufacturing infrastructure and mitigating risks associated with adopting a new device type. However, N3 is widely expected to be TSMC's final FinFET node for high-performance logic. According to the company's roadmap, it plans to transition to nanosheet-based transistors at the 2 nm generation (referred to as N2), with a projected rollout around 2025.




**Figure 4.** CMOS node shrink from 1.5  $\mu\text{m}$  (1980) to 3 nm (2022) with IRDS-2022 projections toward sub-2 nm. Filled symbols show reported nodes (▲ Intel, ◆ TSMC/Samsung/others); open symbols △ mark IRDS forecasts. Key milestones-strain, HKMG, FinFET, EUV, and GAAFET-are annotated on the log-scale plot of gate length/metal pitch versus year.

*Samsung 3 nm (2022 pilot, 2024 volume):*

Samsung adopted a more aggressive strategy, becoming the first company in the industry to introduce a GAAFET-based technology into commercial production. At the 3 nm node, Samsung deployed its Multi-Bridge Channel FET (MBCFET<sup>TM</sup>) architecture, based on horizontally stacked silicon nanosheets. Initial chip production on the 3 nm GAA process began in 2022. The company reported substantial improvements over its 5 nm FinFET process, including up to a 45% reduction in power consumption, 23% performance gain, and 16% area reduction.<sup>13</sup> These gains stem from both architectural advancements and process improvements. By 2024, Samsung aims to scale this technology for high-volume manufacturing and is concurrently developing a second-generation 3 nm GAAFET with anticipated performance gains of up to 30% and power savings of 50% relative to 5 nm. Samsung's early adoption has allowed it to gain a first-mover advantage in refining GAA

processes, though initial challenges such as yield optimization and ecosystem maturity remain.



**Figure 5.** Claimed power reduction for 3 nm and 2 nm nodes by major manufacturers (TSMC, Samsung, Intel, IBM).

*Intel 20A (~2 nm, 2024):*

Intel plan to introduce its RibbonFET architecture - a proprietary implementation of nanosheet GAAFETs - at the “20A” node (20 Ångströms, approximately equivalent to 2 nm). RibbonFET will be paired with Intel’s backside power delivery network technology, PowerVia.<sup>26</sup> According to Intel, RibbonFET is expected to deliver a 15% improvement in energy efficiency compared to Intel 4, either through higher performance at the same power or lower power at the same performance level.<sup>27</sup> The architecture involves stacking multiple horizontal nanoribbons for both PMOS and NMOS transistors and is central to Intel’s goal of regaining leadership in process performance. Intel’s 20A timeline aligns with TSMC’s N2 roadmap, with early risk production reported in 2024 and commercial product release targeted for 2025. Intel’s adoption of GAAFET technology reinforces the growing consensus that gate-all-around transistors are essential at the 2 nm node and beyond.<sup>28</sup>

*IBM 2 nm GAAFET Prototype (2021):*

In 2021, IBM - working in collaboration with research partners - demonstrated a 2 nm test chip fabricated using nanosheet GAAFETs.<sup>29</sup>

The prototype contained 50 billion transistors on a compact chip footprint and showcased significant performance and efficiency potential: up to 45% performance improvement or 75% power savings relative to a 7 nm baseline.<sup>30</sup> While not intended for commercial deployment, the demonstration used a 300 mm wafer fabrication platform and featured gate lengths in the 12-14 nm range with vertically stacked nanosheets. IBM’s prototype served as a key proof-of-concept for the feasibility of nanosheet transistors at extremely scaled dimensions, boosting industry confidence in GAAFET adoption.

TSMC’s cautious, infrastructure-leveraged approach and Samsung’s aggressive early GAAFET deployment highlight contrasting risk strategies. Intel’s plan solidifies the view that GAAFETs are essential for scaling to 2 nm. IBM’s research, though exploratory, helped validate the technical path that others are now commercializing. Beyond these four leaders, other foundries such as GlobalFoundries and SMIC are also investigating GAAFETs, though they remain behind in advanced node implementation.

Overall, the semiconductor industry has converged on a clear consensus: GAAFETs are the dominant transistor architecture for the 3 nm and 2 nm nodes. By the mid-2020s, all major vendors are expected to incorporate some form of gate-all-around architecture into their manufacturing processes.

#### 4. POTENTIAL OF 2D MATERIALS FOR POST-3 NM TRANSISTOR SCALING

While silicon-based gate-all-around field-effect transistors (GAAFETs) are expected to sustain Moore’s Law down to approximately 2 nm technology nodes, extending transistor scaling beyond this limit likely necessitates novel channel materials. Among the most promising candidates are two-dimensional (2D) materials - crystalline structures only a few atoms thick - which have garnered substantial attention as

channels for sub-1 nm transistor technologies. Transition metal dichalcogenides (TMDs), such as molybdenum disulfide ( $\text{MoS}_2$ ) and tungsten diselenide ( $\text{WSe}_2$ ), are the most extensively studied representatives of this material class. These materials naturally form layered monolayers ~0.7 nm thick, while retaining semiconducting properties, including appropriate bandgaps (~1.8 eV for monolayer  $\text{MoS}_2$ ).

A key advantage of monolayer 2D semiconductors lies in their exceptional electrostatic control. Because the channel comprises a single atomic layer, the gate can modulate all carriers directly, eliminating deep-channel effects. This enables ultra-short gate lengths with strong suppression of short-channel effects. For instance, monolayer  $\text{MoS}_2$  FETs have demonstrated operation at 1 nm gate lengths using carbon nanotube gates, with acceptable on/off current ratios – performance metrics unachievable with bulk silicon due to leakage currents at such scales.<sup>14</sup>

Another intrinsic benefit is the absence of surface dangling bonds. Both surfaces of a monolayer are naturally passivated, which facilitates atomically clean interfaces with gate dielectrics. In contrast to silicon, which requires careful thermal oxidation to minimize interface traps, 2D semiconductors can sustain steep subthreshold swings close to the thermionic limit (~60 mV/dec) even at short channel lengths.<sup>31</sup> High-performance  $\text{MoS}_2$  transistors, for example, have demonstrated subthreshold swings around 70 mV/dec, and theoretical studies suggest that values below 60 mV/dec may be achievable using advanced gating methods.<sup>32</sup>

Although atomic in thickness, 2D materials exhibit moderate to high carrier mobilities. While silicon mobility declines rapidly at ultra-thin dimensions due to surface roughness and quantum confinement, monolayer  $\text{MoS}_2$  devices have exhibited room-temperature electron mobilities of ~200  $\text{cm}^2/\text{V}\cdot\text{s}$  in short-

channel configurations.<sup>33</sup> While this is lower than bulk silicon, the robustness of  $\text{MoS}_2$  at the atomic scale is significant. Moreover, other 2D materials such as black phosphorus and heterostructured TMDs may offer even higher mobilities. Importantly, 2D semiconductors can often tolerate stronger electrostatic doping and gating fields, providing more flexibility for threshold voltage tuning.

#### *Integration with Advanced Device Architectures*

2D semiconductors are being explored not only for planar FETs but also in GAAFET configurations.<sup>34</sup> For example, researchers have implemented monolayer  $\text{MoS}_2$  and  $\text{WSe}_2$  within GAA structures, where the gate completely wraps around the 2D channel encapsulated by insulators. Recent demonstrations have achieved record-high drive currents ( $I_{\text{on}} \approx 90 \mu\text{A}/\mu\text{m}$ ) and subthreshold swings as low as 85 mV/dec, even at extremely short gate lengths.<sup>35</sup> While these results still trail behind those of silicon-based GAAFETs, improvements are accelerating. Furthermore, the vertical stackability of 2D materials opens pathways toward monolithic 3D integration, including complementary FET (CFET) architectures - such as stacking a p-type  $\text{WSe}_2$  FET atop an n-type  $\text{MoS}_2$  FET.

#### *Challenges for Scalable Manufacturing*

Despite their promise, significant challenges must be overcome to integrate 2D materials into high-volume semiconductor manufacturing.

##### *Wafer-Scale Synthesis:*

Current approaches for producing high-quality 2D layers - such as mechanical exfoliation or small-scale chemical vapor deposition (CVD) - are inadequate for industrial adoption. For CMOS fabs, it is essential to develop processes capable of growing uniform monolayer films across 300 mm wafers. Techniques like metal-organic CVD (MOCVD) have shown promise for  $\text{MoS}_2$  and  $\text{WS}_2$ , but achieving high monolayer uniformity (>99%)

and low defect densities ( $<10^8 \text{ cm}^{-2}$ ) remains a major challenge.<sup>32</sup> Advanced approaches such as seeded growth, phase-selective deposition, and surface functionalization are being investigated to meet these stringent requirements.<sup>14</sup>

#### *Contact Resistance:*

Forming low-resistance ohmic contacts to 2D semiconductors is particularly challenging due to the absence of out-of-plane bonds and Fermi level pinning, which lead to high Schottky barriers and contact resistances ranging from tens to hundreds of  $\text{k}\Omega \cdot \mu\text{m}$ .<sup>14</sup> One promising approach involves phase engineering, where the semiconducting 2H phase of  $\text{MoS}_2$  is locally converted to a metallic 1T' phase, improving band alignment and reducing resistance.<sup>31</sup> Other strategies include edge-contact geometries, where electrodes contact the exposed edges of 2D sheets, and the insertion of interfacial layers such as graphene or metallic TMDs. Some configurations have achieved  $<1 \text{ k}\Omega \cdot \mu\text{m}$  contact resistance, though further innovation is required to match silicon's performance ( $\sim 10\text{-}50 \Omega \cdot \mu\text{m}$ ).<sup>34,35</sup>

#### *Dielectric Integration and Thermal Stability:*

2D semiconductors must be compatible with high- $\kappa$  gate dielectrics like  $\text{HfO}_2$  and withstand backend-of-line (BEOL) thermal budgets ( $\sim 400 \text{ }^\circ\text{C}$ ). Although their dangling-bond-free surfaces enable low interface trap densities, defects can form during dielectric deposition, especially with plasma-assisted atomic layer deposition (ALD). Researchers are exploring gentler deposition methods, including surface pre-functionalization to initiate uniform nucleation without channel damage. Ensuring long-term stability in mobility and threshold voltage under thermal and electrical stress remains a critical area of investigation.<sup>31</sup>

2D semiconductors represent a compelling solution for extending transistor scaling into the angstrom regime, potentially mitigating the electrostatic and physical limitations of bulk

silicon. While integration into mainstream CMOS requires substantial advances in materials science, device engineering, and process technology, progress is steady. Each year brings improvements in device performance metrics -including current drive, subthreshold swing, and contact resistance – as well as better methods for large-area monolayer synthesis. Within the next 5-10 years, it is plausible that 2D FETs may be deployed in niche low-power applications or 3D-stacked logic architectures. Section 5 will examine how these advances align with broader fabrication and system-level integration challenges.

## 5. FABRICATION CHALLENGES AND HETEROGENEOUS INTEGRATION STRATEGIES

As semiconductor scaling advances toward the 3 nm, 2 nm, and sub-2 nm nodes, fabrication challenges have become as significant as innovations in device architecture. This section highlights key manufacturing obstacles at these advanced nodes and explores heterogeneous integration strategies that complement traditional scaling.

#### *EUV Lithography Limitations*

The introduction of extreme ultraviolet (EUV) lithography at the  $\sim 7 \text{ nm}$  node has enabled further miniaturization. However, despite operating at a 13.5 nm wavelength, EUV systems face fundamental resolution limits for features below 3 nm. While high-numerical-aperture (high-NA) EUV is expected to extend patterning capabilities, sub-3 nm features often still require multiple-patterning techniques to define nanosheets, fins, and tightly spaced interconnects.

Each additional patterning step increases complexity, variability, and cost. Moreover, stochastic effects inherent to EUV-such as photon shot noise and resist bridging-introduce random defects at the nanometer scale. As a result, the industry is investing in resist development, anti-

collapse formulations, and restrictive design rules to maintain pattern fidelity. The deployment of EUV and multi-patterning technologies has also led to a sharp rise in wafer costs, making the economic feasibility of advanced nodes a critical concern.

#### *Process Variability and Control*

At these dimensions, atomic-scale control is essential. In gate-all-around FETs (GAAFETs), variations in nanosheet or gate dielectric thickness across the wafer on the order of fractions of a nanometer can cause substantial shifts in threshold voltage and leakage current. Ma et al<sup>24</sup> specifically identified that even minor variations in source/drain height substantially affect device characteristics, underscoring the critical need for rigorous atomic-scale process control at sub-3 nm nodes. Additionally, Zhu et al.<sup>25</sup> have shown that stress-induced mobility enhancement through Si/SiGe hybrid-channel integration can yield substantial performance gains, further highlighting strain engineering as crucial for sub-3 nm transistor optimisation. To meet these tolerances, advanced process techniques such as atomic layer deposition (ALD) and atomic layer etching (ALE) are employed.

Equally critical is metrology: in-line measurement of sub-nanometer features is non-trivial. Tools like spectroscopic ellipsometry, CD-SEM, and cross-sectional TEM are often used, but typically limited to test structures. Furthermore, classical ion implantation is being replaced due to variability at small scales. Instead, threshold tuning is achieved via in-situ doped epitaxial source/drain regions or through work-function modulation of gate metals.

#### *Thermal and Power Density Constraints*

Even though individual transistors become more energy-efficient, increasing transistor density drives up overall power density. Thermal management becomes more challenging as billions of transistors are densely integrated on a

single die. Power delivery architecture is critical to mitigating thermal hotspots and IR drop.

Intel's PowerVia architecture exemplifies innovation in this area. By delivering power from the backside of the wafer in conjunction with RibbonFET technology, PowerVia improves IR drop, reduces front-side routing congestion, and enhances thermal uniformity. Nevertheless, design constraints such as "dark silicon" - where not all transistors can be activated simultaneously due to thermal limitations - remain a concern.

#### *Cost and Yield Considerations*

Historically, cost per transistor declined with each successive node. However, at 5 nm and beyond, this trend has slowed or even reversed.<sup>15</sup> EUV lithography, increased process complexity, and reduced yield have significantly raised wafer costs, particularly at 3 nm. These cost pressures are driving a paradigm shift toward chiplet-based architectures.

Rather than producing a single monolithic die at the latest node, designers can partition functionality into smaller chiplets. Critical logic blocks can be fabricated at 3 nm, while less performance-sensitive blocks such as I/O and analog functions are implemented on mature nodes like 14 nm. These chiplets are then integrated via advanced packaging techniques, optimizing overall performance, yield, and cost.<sup>13</sup>

#### *3D Heterogeneous Integration and Emerging Architectures*

Beyond 2.5D chiplet integration, three-dimensional (3D) stacking is emerging as a key strategy for density scaling. Through-silicon vias (TSVs) and wafer-to-wafer bonding enable vertical stacking of dies, such as memory-on-logic or logic-on-logic configurations.

Of particular interest is the Complementary FET (CFET) architecture, where NMOS and PMOS transistors are stacked vertically rather than placed laterally.<sup>23</sup> This configuration doubles

effective transistor density while maintaining CMOS functionality. CFETs can be realized by vertically stacking two GAAFETs using either silicon nanosheets or 2D materials. While early demonstrations confirm CFET feasibility, precise alignment and vertical interconnect formation remain formidable challenges.

Another novel approach is the Vertical Transport FET (VTFET), pioneered by IBM and others. In VTFETs, the current flows vertically from source to drain, and the gate wraps around a vertical channel. This configuration offers over 2 $\times$  density improvements compared to planar transistors, with potential performance gains.<sup>17</sup>

Both CFET and VTFET architectures are still in the research and development phase but are being actively explored as potential successors to GAAFETs when lateral scaling saturates.

#### *Design-Technology Co-Optimization (DTCO) and System-Level Gains*

The increasing complexity of advanced nodes necessitates design-technology co-optimization (DTCO). Designers must understand manufacturing constraints, while process engineers must provide levers (e.g., new devices, layout options) that designers can exploit. DTCO is critical to extracting maximum value from each technology generation.

Heterogeneous integration is increasingly viewed as the third pillar of progress, alongside device scaling and circuit-level innovation. System-level benefits such as reduced memory access latency and lower energy per operation can be achieved by vertically stacking memory and logic. Similarly, chiplet designs enable function-specific optimization across different process nodes, improving both performance-per-watt and performance-per-dollar.

Scaling to 3 nm and beyond is no longer just a matter of shrinking transistors. It requires multidisciplinary innovation across materials science (e.g., novel channels and dielectrics),

electrical engineering (e.g., CFETs, VTFETs), and computer architecture (e.g., chiplet systems, DTCO). Heterogeneous integration is now a cornerstone strategy for sustaining Moore's Law—allowing meaningful system-level advancements even when traditional transistor scaling slows. The next section will explore the broader implications of these developments on the future of semiconductor technology.

## 6. CONCLUSION AND OUTLOOK

Transistor scaling has reached a stage where geometric and material innovations are as essential as dimensional reduction. Gate-All-Around FETs (GAAFETs), notably nanosheet transistors, have demonstrated their viability at the 3 nm node, delivering improved performance and energy efficiency. This analysis confirms that GAAFETs outperform FinFETs in drive current, electrostatic control, and leakage, validating the industry's shift to GAAFETs for 3 nm and 2 nm technologies. Early deployments by Samsung and Intel further affirm GAAFETs as practical solutions for next-generation CMOS.

Looking ahead, several critical directions are emerging:

- *New Materials for Scaled Channels:* Two-dimensional (2D) semiconductors offer compelling properties—atomic-scale thickness, strong gate control, and reduced short-channel effects—that make them prime candidates for sub-2 nm technologies. Hybrid stacks, such as CFETs combining a silicon GAAFET and a 2D FET, may become a key architecture. High-mobility III–V compounds and strain-engineered SiGe are also under exploration for performance-critical applications like RF or analog blocks.

- *Beyond-GAAFET Device Architectures:* Vertical Transport FETs (VTFETs) and Complementary FETs (CFETs) extend scaling into the third dimension. VTFETs rotate the transistor vertically to improve density; CFETs vertically stack NMOS and PMOS to halve area. Lab demonstrations show promise 17,

but challenges in manufacturability and circuit reliability remain. These devices could succeed GAAFETs later this decade.

• *Heterogeneous Integration and System Co-design:* As transistor pitch scaling slows, progress continues through packaging and architectural co-design—the essence of "More-than-Moore." Future systems will leverage 2.5D and 3D integration, combining chiplets across nodes and technologies (logic, memory, photonics) within a single package. Success demands cross-disciplinary collaboration spanning materials, devices, circuits, and systems.

In summary, the sub-3 nm roadmap presents formidable challenges, but also vast potential. GAAFETs have opened a path forward for near-term scaling, while emerging materials and 3D device architectures promise long-term extension. Realizing this future will require synergy between device physics, fabrication technology, and system design. With continued collaboration between academia and industry, the momentum of Moore's Law can be sustained—powering breakthroughs in computing, communications, and beyond.

### Acknowledgment

*The author expresses sincere thanks to colleagues and mentors who provided feedback and support during the research. No external funding was used in this study.*

### REFERENCES

1. M. T. Bohr, I. A. Young. CMOS scaling trends and beyond, *IEEE Micro*, **2017**, 37, 20–29.
2. S. K. Saha. *FinFET devices for VLSI circuits and systems*, CRC Press, Boca Raton, 2020.
3. C. H. Lin, B. Greene, S. Narasimha, J. Cai, A. Bryant, C. Radens, V. Narayanan, B. Linder, H. Ho, A. Aiyar, E. Alptekin, J. J. An, M. Aquilino, R. Bao, V. Basker, N. Breil, M. Brodsky, W. Chang, L. Clevenger, D. Chidambarrao, C. Christiansen, D. Conklin, C. DeWan, H. Dong, L. Economikos, B. Engel, S. Fang, D. Ferrer, A. Friedman, A. Gabor, F. Guarin, X. Guan, M. Hasanuzzaman, J. Hong, D. Hoyos, B. Jagannathan, S. Jain, S. -J. Jeng, J. Johnson, B. Kannan, Y. Ke, B. Khan, B. Kim, S. Koswatta, A. Kumar, T. Kwon, U. Kwon, L. Lanzerotti, H. K. Lee, W. H. Lee, A. Levesque, W. Li, Z. Li, W. Liu, S. Mahajan, K. McStay, H. Nayfeh, W. Nicoll, G. Northrop, A. Ogino, C. Pei, S. Polvino, R. Ramachandran, Z. Ren, R. Robison, I. Saraf, V. Sardesai, S. Saudari, D. Schepis, C. Sheraw, S. Siddiqui, L. Song, K. Stein, C. Tran, H. Utomo, R. Vega, G. Wang, H. Wang, W. Wang, X. Wang, D. Wehelle-Gamage, E. Woodard, Y. Xu, Y. Yang, N. Zhan, K. Zhao, C. Zhu, K. Boyd, E. Engbrecht, K. Henson, E. Kaste, S. Krishnan, E. Maciejewski, H. Shang, N. Zamdmmer, R. Divakaruni, J. Rice, S. Stiffler, P. Agnello. High performance 14 nm SOI FinFET CMOS technology with 0.0174  $\mu\text{m}^2$  embedded DRAM and 15 levels of Cu metallization, *IEEE International Electron Devices Meeting*, **2014**, 381-383.
4. S. Y. Wu, C. Y. Lin, M. C. Chiang, J. J. Liaw, J. Y. Cheng, S. H. Yang, M. Liang, T. Miyashita, C. H. Tsai, B. C. Hsu, H. Y. Chen, T. Yamamoto, S. Y. Chang, V. S. Chang, C. H. Chang, J. H. Chen, H. F. Chen, K. C. Ting, Y. K. Wu, K. H. Pan, R. F. Tsui, C. H. Yao, P. R. Chang, H. M. Lien, T. L. Lee, H. M. Lee, W. Chang, T. Chang, R. Chen, M. Yeh, C. C. Chen, Y. H. Chiu, Y. H. Chen, H. C. Huang, Y. C. Lu, C. W. Chang, M. H. Tsai, C. C. Liu, K. S. Chen, C. C. Kuo, H. T. Lin, S. M. Jang, Y. Ku. A 16 nm FinFET CMOS technology for mobile SoC and computing applications, *2013 IEEE International Electron Devices Meeting*, **2013**, 911-914.
5. K. Karimi, A. Fardoost, M. Javanmard. Comprehensive review of FinFET technology: history, structure, challenges, innovations, and emerging sensing applications, *Micromachines*, **2024**, 15, 1187.

6. H. Wong, K. Kakushima. On the vertically stacked gate-all-around nanosheet and nanowire transistor scaling beyond the 5 nm technology node, *Nanomaterials*, **2022**, 12, 1748.
7. U. Soma. Transistor evolution: a comprehensive overview from TFT to TFET and beyond, *Proceedings of the National Academy of Sciences, India Section A: Physical Sciences*, **2025**, 95, 113-125.
8. R. R. Das, T. R. Rajalekshmi, A. James. FinFET to GAA MBCFET: a review and insights, *IEEE Access*, **2024**, 12, 50556–50577.
9. W. Hu, F. Li. *Scaling beyond 7 nm node: an overview of gate-all-around FETs*, 2021 9<sup>th</sup> International Symposium on Next Generation Electronics (ISNE), Changsha, China, 2021.
10. J. S.Yoon, J. Jeong, S. Lee, R. Baek. Optimization of nanosheet number and width of multi-stacked nanosheet FETs for sub-7-nm node system on chip applications, *Japanese Journal of Applied Physics*, **2019**, 58, 084505.
11. S. Kim, K. Lee, S. Kim, M. Kim, J. H. Lee, S. Kim, B. G. Park. Investigation of device performance for fin angle optimization in FinFET and gate-all-around FETs for 3 nm-node and beyond, *IEEE Transaction Electron Devices*, **2022**, 69, 2088-2093.
12. S. Barraud, B. Previtali, C. Vizioz, J. M. Hartmann, J. Sturm, J. Lassarre, C. Perrot, P. Rodriguez, V. Loup, A. M. Lucas, R. Kies, G. Romano, M. Cassé, N. Bernier, A. Jannaud, A. Grenier, F. Andrieu. *7-Levels-stacked nanosheet GAA transistors for high performance computing*, 2020 IEEE Symposium on VLSI Technology, Honolulu, HI, USA, 2020.
13. J. Jeong, S. H. Lee, S. A. Masuoka, S. Min, S. Lee, S. Kim, T. Myung, B. Choi, C. W. Sohn, S. W. Kim, J. Choi, J. Park, H. Lee, T. Kim, S. Kim, Y. Y. Masuoka, J. H. Ku, G. Jeong. *World's first GAA 3 nm foundry platform technology (SF3) with novel multi-bridge-channel-FET (MBCFET™) process*, 2023 IEEE Symposium on VLSI Technology and Circuits, Kyoto, Japan, 2023.
14. K. Maxey, C. H. Naylor, K. P. O'Brien, A. Penumatcha, A. Oni, C. Mokhtarzadeh, C. J. Dorow, C. Rogan, B. Holybee, T. Tronic, D. Adams, N. Arefin, A. S. Gupta, C. C. Lin, T. Zhong, S. Lee, A. Kitamura, R. Bristol, S. B. Clendenning, U. Avci, M. Metz. *300 mm MOCVD 2D CMOS materials for more (than) moore scaling*, 2022 IEEE Symposium on VLSI Technology and Circuits, Honolulu, HI, USA, 2022.
15. S. Chen, H. Zhang, Z. Ling, J. Zhai, B. Yu. *The survey of 2.5D integrated architecture: an EDA perspective*, Proceedings of the 30th Asia and South Pacific Design Automation Conference, Association for Computing Machinery, New York, USA, 2025.
16. S. Joung, S. Kim. *Leakage performance improvement in multi-bridge-channel field effect transistor (MBCFET) by adding core insulator layer*, 2019 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), IEEE, Udine, Italy, 2019.
17. D. E. Shim, P. Kumar, A. A. Kini, M. Mallikarjuna, M. N. H. Shazon, A. Naeemi. GT3: an open-source 3 nm GAAFET PDK and platform for end-to-end evaluation of emerging technologies, *IEEE Transactions on Electron Devices*, **2025**, 72, 1582–1588.
18. L. Scognamiglio, F. Mo, C. E. Spano, M. Vacca, G. Piccinini. Simulation study on the impact of miniaturization in 3 nm node 3D junctionless transistors, *IEEE Transactions on Nanotechnology*, **2025**, 24, 102–109.
19. N. Totorica, W. Hu, F. Li. Simulation of different structured gate-all-around FETs for 2 nm node, *Engineering Research Express*, **2024**, 6(3), 1-11.
20. L. Abdelaziz, B. Khaled, G. Mustapha. *Comparative analysis of TG FinFET and GAA FinFET in 3 nm technology node*, 2023 27<sup>th</sup> International Conference on Information Technology (IT), Zabljak, Montenegro, 2023.

21. S. Y. Wu, C. H. Chang, M. C. Chiang, C. Y. Lin, J. J. Liaw, J. Y. Cheng, J. Y. Yeh, H. F. Chen, S. Y. Chang, K. T. Lai, M. S. Liang, K. H. Pan, J. H. Chen, V. S. Chang, T. C. Luo, X. Wang, Y. S. Mor, C. I. Lin, S. H. Wang, M. Y. Hsieh, C. Y. Chen, B. F. Wu, C. J. Lin, C. S. Liang, C. P. Tsao, C. T. Li, C. H. Chen, C. H. Hsieh, H. H. Liu, P. N. Chen, C. C. Chen, R. Chen, Y. C. Yeo, C. O. Chui, W. Chang, T. L. Lee, K. B. Huang, H. J. Lin, K. W. Chen, M. H. Tsai, K. S. Chen, X. M. Chen, Y. K. Cheng, C. H. Wang, W. Shue, Y. Ku, S. M. Jang, M. Cao, L. C. Lu, T. S. Chang. *A 3 nm CMOS FinFlex™ platform technology with enhanced power efficiency and performance for mobile SoC and high performance computing applications*, 2022 International Electron Devices Meeting (IEDM), IEEE, San Francisco, CA, USA, 2022, 2751–2754.

22. K. Saini, V. Kumar. *Comparative analysis of 12 nm gate-all-around vertically stacked nanosheet field effect transistor for high-k gate-oxide dielectrics*, 2024 First International Conference on Electronics, Communication and Signal Processing (ICECSP), New Delhi, India, 2024.

23. D. Wang, X. Sun, T. Liu, K. Chen, J. Yang, C. Wu, M. Xu, W. Zhang. Investigation of source/drain recess engineering and its impacts on FinFET and GAA nanosheet FET at 5 nm node, *Electronics*, **2023**, 12, 0770.

24. M. Ma, C. Li, J. Ma, W. Yang, H. Li, H. You, M.J. Deen. Investigation of Source/Drain Height Variation and Its Impacts on FinFET and GAA Nanosheet FET, *Electronics*, **2025**, 14, 1091.

25. C. Zhu, X. Zhu, S. Yu, D. Wei Zhang. Process-Dependent Evolution of Channel Stress and Stress-Induced Mobility Gain in FinFET, Normal GAAFET, and Si/SiGe Hybrid Channel GAAFET, *IEEE Access*, **2025**, 13, 21600–21609.

26. X. Wang, Y. Kim, G.H. Baek, K.G. Bannore, K. Dave, A. Joushaghani, N. Kang, M. Ko, A.M. Pillai, H.C. Prakash Movva, G. Park, M. Rahman, S. Subramaniam, V. Vashishtha, T. Yang, Z. Guo, E. Karl. *A 0.021  $\mu\text{m}^2$  high-density SRAM in Intel-18A-RibbonFET Technology with powervia-backside power delivery*, 2025 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2025.

27. A. Agrawal, W. Chakraborty, W. Li, H. Ryu, B. Markman, S. H. Hoon, R. K. Paul, C. Y. Huang, S. M. Choi, K. Rho, A. Shu, R. Iglesias, P. Wallace, S. Ghosh, K. L. Cheong, J. L. Hockel, R. Thorman, L. Baumgartel, L. Shoer, V. Mishra, S. Berrada, A. Ashita, C. Weber, B. Obradovic, A. A. Oni, Z. Brooks, N. Franco, J. Kavalieros, G. Dewey. *Silicon ribbon FET CMOS at 6 nm gate length*, 2024 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2024.

28. W. Hafez, P. Agnihotri, M. Asoro, M. Aykol, B. Bains, R. Bambery, M. Bapna, A. Barik, A. Chatterjee, P. C. Chiu, T. Chu, C. Firby, K. Fischer, M. Fradkin, H. Greve, A. Gupta, E. Haralson, M. Haran, J. Hicks, A. Illa, M. Jang, S. Klopacic, M. Kobrinsky, B. Kuns, H. h. Lai, G. Lanni, S. H. Lee, N. Lindert, C. I. Lo, Y. Luo, G. Malyavanatham, B. Marinkovic, Y. Maymon, M. Nabors, J. Neirynek, P. Packan, A. Paliwal, L. Pantisano, L. Paulson, P. Penmatsa, C. Prasad, C. Puls, T. Rahman, R. Ramaswamy, S. Samant, B. Sell, K. Sethi, F. Shah, M. Shamanna, K. Shang, Q. Li, M. Sibakoti, J. Stoeger, N. Strutt, R. Thirugnanasambandam, C. Tsai, X. Wang, A. Wang, S. j. Wu, Q. Xu, X. h. Zhong, S. Natarajan. *Intel powervia technology: backside power delivery for high density and high-performance computing*, 2023 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Kyoto, Japan, 2023.

29. Y. Chen, V. Sankatali, S. Mishra, J. Ryckaert, J. Myers, D. Biswas. *Thermal implications in scaling high-performance server 3D chiplet-based 2.5D SoC from FinFET to nanosheet*, 2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Knoxville, TN, USA, 2024.

30. N. Loubet, T. Hook, P. Montanini, C. W. Yeung, S. Kanakasabapathy, M. Guillom, T. Yamashita, J. Zhang, X. Miao, J. Wang, A. Young, R. Chao, M. Kang, Z. Liu, S. Fan, B. Hamieh, S. Sieg, Y. Mignot, W. Xu, S. C. Seo, J. Yoo, S. Mochizuki, M. Sankarapandian, O. Kwon, A. Carr, A. Greene, Y. Park, J. Frougier, R. Galatage, R. Bao, J. Shearer, R. Conti, H. Song, D. Lee, D. Kong, Y. Xu, A. Arceo, Z. Bi, P. Xu, R. Muthinti, J. Li, R. Wong, D. Brown, P. Oldiges, R. Robison, J. Arnold, N. Felix, S. Skordas, J. Gaudiello, T. Standaert, H. Jagannathan, D. Corliss, M. H. Na, A. Knorr, T. Wu, D. Gupta, S. Lian, R. Divakaruni, T. Gow, C. Labelle, S. Lee, V. Paruchuri, H. Bu, M. Khare. *Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET*, 2017 Symposium on VLSI Technology, Kyoto, Japan, 2017.
31. T. Knobloch, B. Uzlu, Y.Yu. Illarionov, Z. Wang, M. Otto, L. Filipovic, M. Waltl, D. Neumaier, M.C. Lemme, T. Grasser. Improving stability in two-dimensional transistors with amorphous gate oxides by Fermi-level tuning, *Nature Electronics*, **2022**, 5, 356–366.
32. P.-C. Shen, C. Su, Y. Lin, A. S. Chou, C. C. Cheng, J. H. Park, M. H. Chiu, A. Y. Lu, H. L. Tang, M. M. Tavakoli, G. Pitner, X. Ji, Z. Cai, N. Mao, J. Wang, V. Tung, J. Li, J. Bokor, A. Zettl, C. I. Wu, T. Palacios, L. J. Li, J. Kong. Ultralow contact resistance between semimetal and monolayer semiconductors, *Nature*, **2021**, 593, 211-217.
33. K. Kwak, H. Yoon, S. Hong, B. H. Kang. Advances in 2D molybdenum disulfide transistors for flexible and wearable electronics, *Micromachines*, **2024**, 15, 1476.
34. B. J. Chou, Y. Y. Chung, W. S. Yun, C. F. Hsu, M. Y. Li, S. K. Su, S. L. Liew, V. D. H. Hou, C. W. Chen, C. C. Kei, Y. Y. Shen, W. H. Chang, T. Y. Lee, C. C. Cheng, I. P. Radu, C. H. Chien. High-performance monolayer MoS<sub>2</sub> nanosheet GAA transistor, *Nanotechnology*, **2024**, 35, 125204.
35. W. Mortelmans, P. Buragohain, C. Rogan, A. Kitamura, C. J. Dorow, K. P. O'Brien, R. Ramamurthy, J. Lux, T. Zhong, S. Harlson, E. Gillispie, T. Wilson, A. Oni, A. Penumatcha, M. Kavrik, K. Maxey, A. Kozhakhmetov, C. C. Lin, S. Lee, U. Avci. *Record performance in GAA 2D NMOS and PMOS using monolayer MoS<sub>2</sub> and WSe<sub>2</sub> with scaled contact and gate length*, 2024 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits), Honolulu, HI, USA, 2024.



© 2025 by the authors. This Open Access Article is licensed under the Creative Commons Attribution-NonCommercial 4.0 International (CC BY-NC 4.0) license (<https://creativecommons.org/licenses/by-nc/4.0/>).